

Mohammadsadegh Sadri
PhD, University of Bologna, Italy
Post Doctoral Researcher, TU Kaiserslautern, Germany
April – 27 - 2014


# **Previous Lesson**

- Introduction to Vivado
- Using MicroBlaze CPU Core in Vivado
- Designing an example AXI architecture

### This Lesson

- Further practical examples using Vivado
  - Design rules for addresses of different components
- Rest of the design flow: synthesis...
- Generating Packaged IP out of Vivado design
  - Packaged IP from HDL source code
    - Vivado Project
  - Packaged IP from Vivado Block Diagram

# **AXI Central DMA**



Mohammad S. Sadri – Designing with AXI In Xilinx Vivado Environment – Part II

### Thanks ...

This is a personal hobby! But I would like to thank

- Prof. Luca Benini, of University of Bologna & ETHZ
- Prof. Norbert Wehn of TU Kaiserslautern

### **Latest Material** ....

My personal web sites:

www.green-electrons.com

www.googoolia.com